Essays about: "Folded-Cascode"

Found 5 essays containing the word Folded-Cascode.

  1. 1. Power-Efficient Settling Time Reduction Techniques for a Folded-Cascode Amplifier in 1.8 V, 0.18 um CMOS

    University essay from Linköpings universitet/Elektroniska Kretsar och System; Linköpings universitet/Tekniska fakulteten

    Author : Jimmy Johansson; [2017]
    Keywords : Folded-Cascode; Settling Time; Settling Time Reduction; Slew Rate; Slew Rate Enhancement; Operational Amplifier; Recycling Folded-Cascode; 180 nm CMOS; Test Buffer; Power-Efficient; Single-Stage Amplifier; Linear Settling Period; Slewing Period;

    Abstract : Testability is crucial in today’s complex industrial system on chips (SoCs), where sensitive on-chip analog voltages need to be measured. In such cases, an operational amplifier (opamp) is required to sufficiently buffer the signals before they can drive the chip pad and probe parasitics. READ MORE

  2. 2. Design of a Low Power Cyclic/Algorithmic Analog-to-Digital Converter in a 130nm CMOS Process

    University essay from Elektroniksystem; Tekniska högskolan

    Author : Ajith kumar Puppala; [2012]
    Keywords : Redundant Signed Digit; Correlated level Shifting; Low power; High Speed; Folded cascode;

    Abstract : Analog-to-digital converters are inevitable in the modern communication systems and there is always a need for the design of low-power converters. There are different A/D architectures to achieve medium resolution at medium speeds and among all those Cyclic/Algorithmic structure stands out due to its low hardware complexity and less die area costs. READ MORE

  3. 3. High-Speed Hybrid Current mode Sigma-Delta Modulator

    University essay from Elektroniksystem; Tekniska högskolan

    Author : Balakumaar Baskaran; Hari Shankar Elumalai; [2012]
    Keywords : Current mode Sigma Delta Modulator; Leslie-Singh Architecture; Switched Current Integrator; Folded Cascode Integrator; Current mode Flash ADC; High Speed Latched Comparator; Cascode Current Mirrors;

    Abstract : The majority of signals, that need to be processed, are analog, which are continuous and can take an infinite number of values at any time instant. Precision of the analog signals are limited due to influence of distortion which leads to the use of digital signals for better performance and cost. READ MORE

  4. 4. On the Design of an Analog Front-End for an X-Ray Detector

    University essay from Institutionen för systemteknik

    Author : Farooq ul Amin; [2009]
    Keywords : Readout Electronics; CMOS Analog Front-End; Low Power; Low Noise; Charge Sensitive Amplifier CSA ; Gm-C Filter; Pole-Zero cancellation circuit;

    Abstract : Rapid development in CMOS technology has resulted in its suitability for the implementation of readout front-end systems in terms of high integration density, and low power consumption yet at the same time posing many challenges for analog circuits design like readout front-end. One of the significant challenges is the low noise design for high speed front-end systems, while at the same time minimizing the power consumption as much as possible. READ MORE

  5. 5. Design of a Low Power, High Performance Track-and-Hold Circuit in a 0.18µm CMOS Technology

    University essay from Institutionen för systemteknik

    Author : Erik Säll; [2002]
    Keywords : Electronics; track-and-hold; CMOS; 0.18; low power; high performance; 10-bit; folded cascode; switch theory; correlated double sampling; CDS; fully differential; gain boosting; regulated cascode; transmission gate; transmission gate switch; clock generator; clock driver; bias; bias circuit; amplifier design; switch design; common mode feedback; CMFB; 80MSPS; 80MS s; Elektronik;

    Abstract : This master thesis describes the design of a track-and-hold (T&H) circuit with 10bit resolution, 80MS/s and 30MHz bandwidth. It is designed in a 0.18µm CMOS process with a supply voltage of 1.8 Volt. READ MORE