Essays about: "Writing behaviour"
Showing result 1 - 5 of 26 essays containing the words Writing behaviour.
-
1. Discovering Zimbabwean Digital Literature : An Exploratory Study of the Typologies and Properties of Online Audiences of Ephemeral Literature
University essay from Uppsala universitet/Medier och kommunikationAbstract : Cathrine Phiri's novel ‘Never Mine’ on Facebook, highlights the liberating potential of online literary engagement, particularly for female readers, amid creative restrictions in Zimbabwe. Utilising both the Afrocentric and Communicative Figuration concepts, the study examines how digital ephemeral literature fosters connection and conversation. READ MORE
-
2. Analysis of Footbridge Comfort Vibrations
University essay from Lunds universitet/Byggnadsmekanik; Lunds universitet/Institutionen för byggvetenskaperAbstract : The aim of this master's thesis was to investigate and increase the knowledge of how different parameters affect the dynamic properties of steel beam bridges used for pedestrian traffic. Steel footbridges are commonly used due to their high strength and low weight. READ MORE
-
3. Development of a Semisolid Baobab-based Protein Snack
University essay from Lunds universitet/Livsmedelsteknik och nutrition (master)Abstract : This thesis was done in collaboration with the department of Food Technology at LTH, Aventure AB, and Arwa Foodtech AB. The aim of the project was to develop the base for a baobab based, spoonable protein snack, comparable to quarg but free from ingredients of animal origin. READ MORE
-
4. Investigating Machine Learning for verification of AMBA APB protocol.
University essay from Lunds universitet/Institutionen för elektro- och informationsteknikAbstract : It is a well-known fact that in any Application Specific Integrated Circuit (ASIC) design, verification consumes most time and resources. And when it comes to huge designs, finding bugs can be tedious given the area and the complexity. As per Moore’s law, the design complexity is increasing exponentially due to the growing demand for performance. READ MORE
-
5. Validation of efficiency of formal verification methodology for verification closure
University essay from KTH/Skolan för elektroteknik och datavetenskap (EECS)Abstract : Application Specific Integrated Circuits (ASIC) and Field Programmable Gate Arrays (FPGA) verification is quite a time consuming phase in design flow cycle and it can be done using methodologies such as Universal Verification Methodology (UVM) and formal verification.The UVM methodology is simulation based verification where in the verifier will have to trigger the Design Under Test (DUT) manually by writing sequences which target different features of the DUT and the verification environment can also have verification directives such as assertions to spot design bugs. READ MORE