Essays about: "thesis on digital signal processors"
Showing result 1 - 5 of 20 essays containing the words thesis on digital signal processors.
-
1. Configurable, scalable single-ended sense amplifier with additional auxiliary blocks for low-power two-port memories in advanced FinFET technologies
University essay from Lunds universitet/Institutionen för elektro- och informationsteknikAbstract : System on Chip (SoC) designs contain a variety of Intellectual Property (IP) cores, including digital signal processing blocks, media and graphics processing units, as well as processing core units that employ multiple-port memories to enhance performance and bandwidth. These memories allow parallel read/write operations from the same memory blocks from different ports. READ MORE
-
2. Energy efficient Ericsson Many-Core Architecture (EMCA) IP blocks for 5G ASIC
University essay from Lunds universitet/Institutionen för elektro- och informationsteknikAbstract : Power consumption has become a leading concern for SoC aimed at 5G products that demand increased functionality, smaller form factors, and low energy footprint. For some EMCA IP blocks a hierarchical clock gating mechanism ensures coarse-grained power savings based on actual processing need but for many blocks this approach cannot be employed. READ MORE
-
3. Rapid Estimation of Energy Consumption for Embedded Software
University essay from KTH/Skolan för elektroteknik och datavetenskap (EECS)Abstract : Energy consumption is an important parameter very early in the design phase for embedded systems, especially battery powered systems. To obtain a cycle-accurate estimation of a program’s energy consumption, the program must be compiled and simulated on the target architecture, but this requires a hardware specification and complete code which may not be available early in the design phase. READ MORE
-
4. Data Race Detection for Parallel Programs Using a Virtual Platform
University essay from KTH/Skolan för elektroteknik och datavetenskap (EECS)Abstract : Data races are highly destructive bugs found in concurrent programs. Because of unordered thread interleavings, data races can randomly appear and disappear during the debugging process which makes them difficult to find and reproduce. READ MORE
-
5. Study of Scalable Architectures on FPGA for Space Data Processors
University essay from KTH/Skolan för elektroteknik och datavetenskap (EECS)Abstract : Spacecrafts are notably complex systems designed and constructed in multidisciplinary teams. The on-board computer of a spacecraft is part of the on-board data systems in charge of the on-board processing and handling of payload data collected from the instruments, which require high-performance radiationhardened-by-design (RHBD) processing devices. READ MORE