Essays about: "Clock gating"
Showing result 1 - 5 of 8 essays containing the words Clock gating.
-
1. A General Purpose Near Data Processing Architecture Optimized for Data-intensive Applications
University essay from Lunds universitet/Institutionen för elektro- och informationsteknikAbstract : In recent years, as Internet of Things (IoT) and machine learning technologies have advanced, there has been increasing interest in the study of energy-efficient and flexible architectures for embedded systems. To bridge the performance gap between microprocessors and memory systems, Near-Data Processing (NDP) was introduced. READ MORE
-
2. Energy efficient Ericsson Many-Core Architecture (EMCA) IP blocks for 5G ASIC
University essay from Lunds universitet/Institutionen för elektro- och informationsteknikAbstract : Power consumption has become a leading concern for SoC aimed at 5G products that demand increased functionality, smaller form factors, and low energy footprint. For some EMCA IP blocks a hierarchical clock gating mechanism ensures coarse-grained power savings based on actual processing need but for many blocks this approach cannot be employed. READ MORE
-
3. RTL power estimation and optimization flow for 5G radio products
University essay from Lunds universitet/Institutionen för elektro- och informationsteknikAbstract : Power reduction is becoming a critical design requirement for ASIC/SOC designers. Reducing both dynamic and leakage power is essential to meet power budgets for portable devices as well as to ensure that these ASICs meet their packaging and cooling costs. READ MORE
-
4. Low power memory controller subsystem IP exploration using RTL power flow : An End-to-end power analysis and reduction Methodology
University essay from KTH/Skolan för elektroteknik och datavetenskap (EECS)Abstract : With FinFET based Application Specific Integrated Circuit (ASIC) designs delivering on the promises of scalability, performance, and power, the road ahead is bumpy with technical challenges in building efficient ASICs. Designers can no longer rely on the ‘auto-scaling’ power reduction that follows technology node scaling, in these times when 7nm presents itself as a ‘long-lived’ node. READ MORE
-
5. Power-Aware Software Development For EMCA DSP
University essay from KTH/Skolan för informations- och kommunikationsteknik (ICT)Abstract : The advent of FinFET technology necessitates a shift towards early dynamic power awareness, not only for ASIC block designers but also for software engineers that develop code for those blocks. CMOS dynamic power is typically reduced by optimizing the RTL models in terms of switching activity and clock gating efficiency. READ MORE
