Essays about: "DIGITAL clock"
Showing result 1 - 5 of 64 essays containing the words DIGITAL clock.
-
1. Novel Method of ASIC interface IP development using HLS
University essay from Lunds universitet/Institutionen för elektro- och informationsteknikAbstract : High-Level Synthesis(HLS) is a design methodology that enables designers to implement hardware from high-level coding languages, such as C, C++, or System C. It provides designers with the ability to convey their design at a higher level of abstraction, which allows more emphasis on an algorithm and functional aspects of design instead on low-level hardware details. READ MORE
-
2. Design and evaluation of architectures for efficient generation of control sequences
University essay from Lunds universitet/Institutionen för elektro- och informationsteknikAbstract : Ultra millimeter-wave (mmWave) radars have become a vital sensor in automotive, surveillance, and consumer electronics thanks to its precise measurements and low power consumption. However, they required a precise control to coordinate their different modules and produce meaningful data. READ MORE
-
3. Power Estimation Tool for Digital Front-End 5G Radio ASIC
University essay from Blekinge Tekniska Högskola/Institutionen för datavetenskapAbstract : Application Specific Integrated Circuits (ASICs) are critical to delivering on 5G’s promises of high speed, low latency, and expanded capacity. Digital Front-End (DFE) ASICs are particularly important components because they enhance crucial signal processing activities. READ MORE
-
4. Fast Clock Synchronization for Large-Scale MEMS Ultrasonic Transducer Arrays
University essay from Linköpings universitet/Institutionen för systemteknikAbstract : In many systems today sensors or transmitters need to be read or controlled simultaneously. This thesis investigates a new architecture used for deskewing clock signals between multiple separated parts of a signal transmission system. READ MORE
-
5. Energy efficient Ericsson Many-Core Architecture (EMCA) IP blocks for 5G ASIC
University essay from Lunds universitet/Institutionen för elektro- och informationsteknikAbstract : Power consumption has become a leading concern for SoC aimed at 5G products that demand increased functionality, smaller form factors, and low energy footprint. For some EMCA IP blocks a hierarchical clock gating mechanism ensures coarse-grained power savings based on actual processing need but for many blocks this approach cannot be employed. READ MORE
