Essays about: "Vernier delay line"

Found 1 essay containing the words Vernier delay line.

  1. 1. Time to Digital Converter used in ALL digital PLL

    University essay from KTH/Skolan för informations- och kommunikationsteknik (ICT)

    Author : Chen Yao; [2011]
    Keywords : All Digital PLL; Time to Digital Converter TDC ; Sensed Amplifier Flip Flop SAFF ; Current Starved; Vernier delay line;

    Abstract : This thesis proposes and demonstrates Time to Digital Converters (TDC) with high resolution realized in 65-nm digital CMOS. It is used as a phase detector in all digital PLL working with 5GHz DCO and 20MHz reference input for radio transmitters. Two kinds of high resolution TDC are designed on schematic level including Vernier TDC and parallel TDC. READ MORE