Advanced search
Found 5 essays matching the above criteria.
-
1. Investigation of using a PRET processor on a low-cost, low- power FPGA
University essay from KTH/Skolan för informations- och kommunikationsteknik (ICT)Abstract : Mixed-criticality is a current trend in real-time embedded systems, where software tasks are integrated onto fewer hardware platforms. The basic idea is to use one processor to execute multiple tasks with differing requirements of certification, importance or safety. READ MORE
-
2. Development of an Identification System for Modules used in Medical Environments
University essay from Fysik och elektroteknikAbstract : The objective of this thesis work is to find a suitable automatic identification solution for a medical system that utilizes several types of attachments. The solution should be cost efficient and sustainable enough to endure the medical environment. The thesis work was performed for Sectra Mamea AB in Linköping, Sweden. READ MORE
-
3. Analyzing and implementation of compression algorithms in an FPGA
University essay from Institutionen för teknik och naturvetenskap; Tekniska högskolanAbstract : The thesis is performed at ÅF AB in Stockholm. One of the development projects needed a compression algorithm. The work has been done in two major stages. Background theory was compiled and evaluated with respect to the suitability for FPGA implementation. READ MORE
-
4. Bridging of SCSI to SATA and Implementationof a SATA Controller using Virtex-5
University essay from Institutionen för systemteknikAbstract : Companies and authorities of today often handle large amount of data, not unusually with a restricted content which should be kept secret from outsiders. One way of accomplish this is to encrypt stored data in real time. For this a hardware solution is ideal since it can be independent, fast enough, and easily added to already existing systems. READ MORE
-
5. Utilizing FPGAs for data acquisition at high data rates
University essay from Elektroniska komponenterAbstract : The aim of this thesis was to configure an FPGA with high speed ports to capture data from a prototype 4 bit ΣΔ analogue-to-digital converter sending data at a rate of 2.4 Gbps in four channels and to develop a protocol for transferring the data to a PC for analysis. READ MORE
