Essays about: "digital phase locked loop matlab simulation"
Found 4 essays containing the words digital phase locked loop matlab simulation.
-
1. Design and Simulation of Miscellaneous Blocks of an All-Digital PLL for the 60 GHz Band
University essay from Elektroniksystem; Tekniska högskolanAbstract : A phase-locked loop commonly known as PLL is widely used in communication systems. A PLL is used in radio, telecommunications, modulation and demodulation. It can be used for clock generation, clock recovery from data signals, clock distribution and as a frequency synthesizer. Most electronic circuits encounter the problem of the clock skew. READ MORE
-
2. Investigation of Mechanisms for Spur Generation in Fractional-N Frequency Synthesizers
University essay from Elektroniksystem; Tekniska högskolanAbstract : With the advances in wireless communication technology over last two decades, the use of fractional-N frequency synthesizers has increased widely in modern wireless communication applications due to their high frequency resolution and fast settling time. The performance of a fractional-N frequency synthesizer is degraded due to the presence of unwanted spurious tones (spurs) in the output spectrum. READ MORE
-
3. Quantization Effects Analysis on Phase Noise and Implementation of ALL Digital Phase Locked-Loop
University essay from KTH/Skolan för informations- och kommunikationsteknik (ICT)Abstract : With the advancement of CMOS process and fabrication, it has been a trend to maximize digital design while minimize analog correspondents in mixed-signal system designs. So is the case for PLL. PLL has always been a traditional mixed-signal system limited by analog part performance. READ MORE
-
4. Modeling and Characterization of an All-Digital Phase-Locked Loop
University essay from Institutionen för teknik och naturvetenskapAbstract : The thesis "Modeling and Characterization of an All-Digital PLL" aims to create a behavioral model of an All-Digital Phase-Locked-Loop (ADPLL). The model should be able to perform accurate and time-effective simulations. Based on the model, a sub-block requirement will be presented as decision basis for test chip manufacturing. READ MORE
