Essays about: "vhdl verilog code"
Found 5 essays containing the words vhdl verilog code.
-
1. High Level Synthesis for ASIC and FPGA
University essay from Lunds universitet/Institutionen för elektro- och informationsteknikAbstract : This thesis aims to evaluate the performance of Siemens’ High Level Synthesis (HLS) tool Catapult. HLS can be considered the next step up in abstraction level from writing traditional Register Transfer Level (RTL) code which is time consuming and error prone. READ MORE
-
2. A Digital Design Flow - From Concept to RTL Description, Using Mathworks and Cadence's Tools
University essay from Lunds universitet/Institutionen för elektro- och informationsteknikAbstract : This report presents our digital design flow for creating high speed very large scale integration circuits using a fifth generation disruptive beamforming control and data processing circuit as example. The flow consists of different stages. READ MORE
-
3. Design space exploration using HLS in relation to code structuring
University essay from KTH/Skolan för elektroteknik och datavetenskap (EECS)Abstract : High Level Synthesis (HLS) is a methodology to translate a model developed in a high abstraction layer, e.g. C/C++/SystemC, that describes the algorithm into a Register-Transfer level (RTL) description like Verilog or VHDL. READ MORE
-
4. Creation of standard cell libraries in sub-micron processes
University essay from Institutionen för systemteknikAbstract : Creating an IC (Integrated Circuit) can be very time consuming if high flexibility of the construction is demanded. This report will try to solve this problem by creating own standard cell libraries, which in turn are more flexible since the user designs them. READ MORE
-
5. System Design of RF Receiver and Digital Implementation of Control Logic
University essay from Institutionen för teknik och naturvetenskapAbstract : This report is the outcome of a thesis work done at Linköpings University, campus Norrköping. The thesis work was part of the development of a RF transceiver chip for implantable medical applications. The development was done in cooperation with Zarlink Semiconductor AB, located in Järfälla, Stockholm. READ MORE
