Essays about: "High-Level Synthesis"
Showing result 21 - 25 of 55 essays containing the words High-Level Synthesis.
-
21. Convolutional Neural Network FPGA-accelerator on Intel DE10-Standard FPGA
University essay from Linköpings universitet/Elektroniska Kretsar och SystemAbstract : Convolutional neural networks (CNNs) have been extensively used in many aspects, such as face and speech recognition, image searching and classification, and automatic drive. Hence, CNN accelerators have become a trending research. Generally, Graphics processing units (GPUs) are widely applied in CNNaccelerators. READ MORE
-
22. COVID-19’s Impact on Food Security Among Refugees in Uganda
University essay from Lunds universitet/Kulturgeografi och ekonomisk geografi; Lunds universitet/Institutionen för kulturgeografi och ekonomisk geografiAbstract : Uganda’s development-based refugee model is widely recognised as the most progressive in the world by the international community. The model has however come under solid pressure owing to the COVID-19 pandemic, and food insecurity among refugees in the country has become a major problem. READ MORE
-
23. Design parameterizable filter using High Level Synthesis
University essay from Lunds universitet/Institutionen för elektro- och informationsteknikAbstract : As the ASIC designs continue to grow in complexity, traditional RTL level of abstraction is becoming a productivity bottleneck. The RTL design process requires extensive time and effort for verification of algorithmic correctness as well as correct timing and interface behavior. READ MORE
-
24. Evaluation of high-level synthesis tools for generation of Verilog code from MATLAB based environments
University essay from Luleå tekniska universitet/Institutionen för system- och rymdteknikAbstract : FPGAs are of interest in the signal processing domain as they provide the opportunity to run algorithms at very high speed. One possible use case is to sort incoming data in a measurement system, using e.g. a histogram method. READ MORE
-
25. Global clock distribution in the SiLago platform
University essay from KTH/Skolan för elektroteknik och datavetenskap (EECS)Abstract : The extreme evolution of Very Large Scale Integration (VLSI) design has followed Moore’s law for the past decades, which predicts a doubling of the number of transistors that can be implemented on a chip every 18 months. However, tightly coupled with the evolution of the technology capabilities, the complexity during the implementation of such designs has also increased dramatically. READ MORE
