Essays about: "Time-to-digital converters"
Found 3 essays containing the words Time-to-digital converters.
-
1. A digital integer-N PLL architecture using a pulse-shrinking TDC for mmWave applications.
University essay from KTH/Skolan för elektroteknik och datavetenskap (EECS)Abstract : With the move of the broadband cellular network towards 5G taking off and the preparatory work on 6G and beyond starting, the need for low-complexity, low-power, and high-performance frequency synthesis using Phase-Locked Loop (PLL)s increases. As we get deeper into the mm-wave frequencies and push towards frequencies in the order of 50-70 GHz design challenges with existing PLL architectures, such as limited technology scaling and limited in-band noise performance become more apparent. READ MORE
-
2. Time to Digital Converter used in ALL digital PLL
University essay from KTH/Skolan för informations- och kommunikationsteknik (ICT)Abstract : This thesis proposes and demonstrates Time to Digital Converters (TDC) with high resolution realized in 65-nm digital CMOS. It is used as a phase detector in all digital PLL working with 5GHz DCO and 20MHz reference input for radio transmitters. Two kinds of high resolution TDC are designed on schematic level including Vernier TDC and parallel TDC. READ MORE
-
3. Implementation of Low Power, Wide Range ADPLL for Video Applications
University essay from ElektroniksystemAbstract : Phase locked loop (PLLs) are the keystone for the electronic as well as for the communication circuits. Without any exaggeration, PLLs are found almost in every electronic and communication devices. Countless research has been performed, for the modification and enhancement of the PLLs circuit. READ MORE
